UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51220

ZC702 - Master UCF (Rev 1.0) shows incorrect IOSTANDARD for USRCLK_N / _P

Description

Zynq-7000 All Programmable SoC ZC702 Evaluation Kit Master UCF (Rev 1.0) lists the IOSTANDARD as LVDS for the USRCLK_P and USRCLK_N User Clock pins.

NET   USRCLK_P       LOC = Y9       |       IOSTANDARD=LVDS;     #  Bank   13   VCCO    VADJ     -IO_L12P_TI_MRCC_13
NET   USRCLK_N       LOC = Y8       |       IOSTANDARD=LVDS;     #  Bank   13   VCCO    VADJ     -IO_L12N_TI_MRCC_13

Using this UCF in the tools causes errors - what is the problem here?

Solution

LVDS is not a valid IOSTANDARD, the IOSTANDARD should instead read LVDS_25.

Zynq-7000 EPP ZC702 Evaluation Kit Master UCF (Rev 2.0) is now available with the correct IOSTANDARD listed for USRCLK_P and USRCLK_N:

NET   USRCLK_P        LOC = Y9     |     IOSTANDARD=LVDS_25;    #  Bank   13   VCCO    VADJ     -IO_L12P_TI_MRCC_13
NET   USRCLK_N        LOC = Y8     |     IOSTANDARD=LVDS_25;    #  Bank   13   VCCO    VADJ     -IO_L12N_TI_MRCC_13

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47864 Zynq-7000 AP SoC ZC702 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 51220
Date 11/08/2017
Status Active
Type General Article
Boards & Kits
  • Zynq-7000 SoC ZC702 Evaluation Kit
Page Bookmarked