We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51235

Zynq-7000 - 14.1/14.2 Xilinx QSPI programming tools (SDK and iMPACT) supports external loopback capable designs


The 14.1/14.2 Xilinx programming tools support target Zynq-7000 solutions capable of running a clock frequency greater than FQSPICLK2 (>40MHz, see DS187) with the Quad-SPI external loopback feature.

Boards that have loading on MIO[8] to support other features are not guaranteed to meet the data sheet specification to run at >FQSPICLK2 frequency (refer to the Zynq Technical Reference Manual for details), and can potentially experience failures with 14.1/14.2 iMPACT or SDK QSPI programming.


The 14.3 Xilinx QSPI programming tools (SDK and iMPACT) will support solutions that operate with and without the external loopback feature.

(Xilinx Answer 51063) 14.1 Zynq-7000 - Why is the QSPI programming not working when Feedback Clock is Enabled?
(Xilinx Answer 51248) What QSPI Clock mode/speed is supported on the ZC702?

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47864 Zynq-7000 AP SoC ZC702 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
52538 Zynq-7000 AP SoC - Boot and Configuration N/A N/A

Associated Answer Records

AR# 51235
Date Created 09/05/2012
Last Updated 11/20/2012
Status Active
Type General Article
  • Zynq-7000
  • EDK - 14.1
  • EDK - 14.2