We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51337

7 Series - How can I work around the fallback limitation for 32-bit addressing in SPI mode?


In the 7 Series FPGAs Configuration User Guide v1.4 (UG470), there is a note indicating that fallback will not work with the 32-bit addressing mode:

"The MultiBoot and fallback feature can be used with all master configuration modes, except when the 32-bit addressing option is used with the master SPI configuration mode."

How can I work around this issue to use MultiBoot and Fallback on a SPI flash of 256 Mb or larger?


A fix has been implemented in ISE Design Suite BitGen 14.4 and Vivado write_bistream 2012.4. This enables fallback to work correctly with a 256 Mb or larger flash and 32-bit addressing mode.

The 7 Series FPGAs Configuration User Guide (UG470) has been updated.

AR# 51337
Date Created 09/17/2012
Last Updated 02/18/2014
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • ISE Design Suite - 13
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • More
  • ISE Design Suite - 14.3
  • Vivado Design Suite - 2012.1
  • Vivado Design Suite - 2012.2
  • Vivado Design Suite - 2012.3
  • Less