UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5140

4.1i FPGA Editor - Hard Macro: Using the Three-State IOB Flip-Flop in XC4000XLA, XC4000XV, and newer architectures

Description

General Description:

A new flip-flop was introduced in our newer architectures -- it is connected to the tri-state enable of the OBUFT, which allows for faster output enable and disable times. How does one get this flip-flop into the IOB?

Solution

Utilization of this flip-flop is explained in (Xilinx XAPP123): "Using Three-State Enable Registers in XLA, XV, and Spartan-XL FPGAs."

The associated PERL script can be found on the Xilinx FTP site:

For the PC:

http://www.xilinx.com/txpatches/pub/utilities/fpga/make_macro.zip

For the Workstation:

http://www.xilinx.com/txpatches/pub/utilities/fpga/make_macro.tar.Z

AR# 5140
Date Created 08/31/2007
Last Updated 01/18/2010
Status Archive
Type General Article