UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51412

Project Navigator - Passing gen2, PCIEx4 parameters to a reference design in ISE Project Navigator

Description

I am trying to run the TRD in ISE GUI mode with slight modifications. I am experiencing someproblems while doing so. Isuspect that the problems I am experiencing are due to thethat fact that unlike using the batch file, I am not passing the parameters of the design being a x4, gen 2 design, and I do not know how the ISE toolis resolving this.

How can I ensure that my design is being built as a 4-lane, gen2 PCIe design?

Solution

You can pass the parameters gen2 and PCIEx4 in Synthesis propertiesas follows.

Go to Synthesis-> Process Properties -> Synthesis Options -> -define. Set define to PCIEx4, GEN2_CAP as shown in the below snapshot:

PCIeParamter.png
AR# 51412
Date Created 12/18/2012
Last Updated 12/18/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 11
  • ISE Design Suite - 12
  • ISE Design Suite - 13
  • ISE Design Suite - 14