UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51519

14.3 PlanAhead - A differential LVDS pair reports incorrectly P-side as input and N-side as output in PAD report

Description

In the 7 series architectures, it has been found that differential pairs may not be reported correctly in the PAD report from ISE or PlanAhead tools.

The P-side is reported correctly as an input but the N-side is incorrectly reported as an output.

Solution

This has been found in PlanAhead tool when targeting a 7 series architectures. This issue only affectsthereporting process and the design is correct.

The issue has been fixed in PlanAhead tool 14.4.

AR# 51519
Date Created 12/12/2012
Last Updated 12/12/2012
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Artix-7
  • Virtex-7
Tools
  • PlanAhead - 14.1
  • PlanAhead - 14.2