We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5154

FPGA Configuration - Is it possible to stop CCLK during configuration?


General Description:

The XC3000 devices were sensitive to the polarity of CCLK if they were stopped. Is this also true for Virtex devices?


No. The XC4000, Spartan/-II/-IIE/-3, and Virtex/-E/-II/-II Pro devices do not have the same sensitivity or restriction. You can start and stop CCLK at any point during configuration.

AR# 5154
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article