We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51564

Virtex-7 HT FPGA GTZ Transceiver Power-Up/Power-Down


This answer record discusses the Virtex-7 HT FPGA GTZ Transceiver power-up/power-down sequencing recommendations and their implications.


Recommended Power-up/Power-down Sequence
The recommended GTZ transceiver power-on sequence is VMGTZAVCCL before VMGTZAVCC to achieve minimum current draw. There is no recommended sequencing for VMGTZAVCCH. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw. If VMGTZAVCC is powered before VMGTZAVCCL, the VMGTZAVCC current draw can increase by 220 mA per transceiver until VMGTZAVCCL is powered up.
AR# 51564
Date Created 08/30/2012
Last Updated 09/11/2012
Status Active
Type General Article
  • Virtex-7 HT