UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51610

14.2 Zynq - UART Fifo data width

Description

The UART chapter in the manual states:

> The TxFIFO's maximum data width is eight bits.

Yet, the register list claims that the bits 15:0 of the fifo register can be used. What is real the width of the fifo register for reading and writing?

Solution

8 bits, 7:0 should be used. The TRM will be updated in a future release.

AR# 51610
Date Created 09/04/2012
Last Updated 09/06/2012
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • EDK