UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51808

Vivado - How can I write out a list of the source files (Verilog, VHDL, netlist etc.) from Vivado IDE?

Description

I would like to write out a list of source files that have been added to my Vivado project. How can this be done?

Solution

You can use the get_files command in the Tcl console:

% get_files

If you want specific types, then use:

% get_files -filter {FILE_TYPE == Verilog}

If you really want to know what are the source files in your Source Set, then use:

% get_files -of_objects [get_filesets sources_1]

AR# 51808
Date Created 09/13/2012
Last Updated 09/13/2012
Status Active
Type General Article
Tools
  • Vivado