UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51958

Serial RapidIO v5.6 - ERROR:ConstraintSystem:59 - Constraint [xiltest_srio_v5_6_top.ucf(94)]: NET "phy_4x_ser_clk/UCLK_DV4"

Description

When implementing Serial RapidIO v5.6 in Synplify Pro, the tool gives the following error message:

Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET "phy_4x_ser_clk/UCLK_DV4" TNM_NET =
"UCLK_DV4";> [xiltest_srio_v5_6_top.ucf(94)]: NET "phy_4x_ser_clk/UCLK_DV4"
not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

Solution

This is a known issue. To work around this issue, edit the UCF file as below:

From:

NET "phy_4x_ser_clk/UCLK" TNM_NET = "UCLK";
NET "phy_4x_ser_clk/UCLK_DV4" TNM_NET = "UCLK_DV4";

To:

NET "*UCLK" TNM_NET = "UCLK";
NET "*UCLK_DV4" TNM_NET = "UCLK_DV4";

Revision History:

09/25/2012 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
40519 Serial RapidIO v5.6 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 51958
Date Created 09/25/2012
Last Updated 10/01/2012
Status Active
Type Known Issues
IP
  • Serial RapidIO