UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52083

KC705 Evaluation Board for the Kintex-7 FPGA User Guide (UG810) - Table 1-6 does not show FPGA pin for CS_B signal

Description

The KC705 Evaluation Board for the Kintex-7 FPGA User Guide v1.1 (UG810) includes Table 1-6 which outlines Quad-SPI Flash Memory Connections to the FPGA.

However, for the Net Name QSPI_IC_CS_B, the pin at U63 is given, not a pin at U1 FPGA.

Which U1 FPGA pin is connected to the QSPI_IC_CS_B net?

Solution

Table 1-6 should show that the QSPI_IC_CS_B net is connected to pin U19 at the FPGA:

 52083-1.jpg

The KC705 Evaluation Board for the Kintex-7 FPGA User Guide v1.3 (UG810) has been updated to reflect this information.

AR# 52083
Date Created 09/28/2012
Last Updated 10/01/2014
Status Active
Type General Article
Boards & Kits
  • Kintex-7 FPGA KC705 Evaluation Kit