UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 52100: Vivado HLS - Implementing Vivado HLS generated RTL files with Synplify, XST, Vivado, or other RTL Synthesis tool

AR# 52100

Vivado HLS - Implementing Vivado HLS generated RTL files with Synplify, XST, Vivado, or other RTL Synthesis tool

Description

How do I implement Vivado HLS generated RTL files with Synplify, XST, Vivado, or other RTL Synthesis tool?

Solution

Copy all of the RTL filed in the /verilog or /vhdl folder from the /<project>/solution/impl/ directory. In addtion, any .ngc or .xco files should also be copied to the source folder for the RTL synthesis tool.

AR# 52100
Date 09/28/2012
Status Active
Type Solution Center
Tools
  • Vivado - 2012.2