We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52196

14.3 EDK, AXI DMA - Incorrect value read out from current descriptor pointer register during a SLVERR/DECERR error


In 14.3 EDK, the current descriptor register does not point to the correct address when a slave or decode error occurs.

Why is this happening?


This is a known issue.

This occurs when DMA is configured in Multi-Channel Mode and there are back to back packets coming on the S2MM channel and a SLVERR or DECERR error occurs on the previous packet.

The DMA does not report this correctly in the current descriptor register.

This issue is planned to be fixed starting in EDK 14.4.
AR# 52196
Date Created 10/03/2012
Last Updated 09/05/2014
Status Active
Type General Article
  • EDK - 14.3