UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52230

MIG 7 Series RLDRAM II - Traffic Generator in the example design gets stuck after sending write commands

Description

Version Found: v1.7
Version Resolved and other Known Issues: See (Xilinx Answer 45195).

The MIG 7 Series RLDRAM II Traffic Generator in the example design gets stuck after generating a long series of write commands. 

When the command FIFO becomes full, the Traffic Generator incorrectly continues to send data until the data FIFO also becomes full and the traffic generator then becomes stuck.

Solution

To work around this issue, use the "user_wdfifo_full" signal instead of the delayed version "user_wdfifo_r" in example_top.v.

To implement the work around, open example_top.v and change Line 715 to:

       .memc_wr_full         (user_wdfifo_afull_r),


AR# 52230
Date Created 10/05/2012
Last Updated 10/15/2014
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series