UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52232

MIG 7 Series RLDRAM 3 - tWTR and tRC violations are reported during simulations for 4:1 mode (CMD_PER_CLK=4) and Burst Length 2 (BL=2) configurations

Description

Version Found: v1.7
Version Resolved: See (Xilinx Answer 45195).

For MIG 7 Series RLDRAM 3 4:1 BL2 interfaces, the memory model may report tWTR and tRC violations during simulation.

Solution

There is no work-around at this time. For assistance, please contact Xilinx Technical Support.

Revision History
10/16/2012 - Initial release

AR# 52232
Date Created 10/05/2012
Last Updated 02/07/2013
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series