UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52240

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-KR) v2.4 - Updates to Training block needed for tx output training by the far-end device to complete

Description

In the Ten Gigabit Ethernet PCS/PMA (10GBASE-KR) v2.4 core, updates to the Training block are needed for tx output training by the far-end device to complete:

  • Adjustment needed for Training block to meet 802.3 electrical specification for increments and decrements.
  • Update to not reset Training block with general reset.
  • Connection to RXSLIDE input to GT Instance needed to allow Training to work.
  • New ports needed (coeff_minus_1, coeff_zero and coeff_plus_1) to connect to the GT to control the TX wave-shaping filter coefficients.
  • Update needed to DRP register locations for Training.

Solution

The changes have been incorporated in the v2.5 core which is included in ISE 14.3/ Vivado 2012.3.

Characterization on the training block is still being completed.

AR# 52240
Date Created 10/05/2012
Last Updated 09/08/2014
Status Active
Type General Article
IP
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA