^

AR# 52264 Does Vivado Synthesis support Asymmetric read/write port width BRAM inference?

Does Vivado Synthesis support Asymmetric read/write port width BRAM inference?
Vivado Synthesis will not support Asymmetric read/write port width BRAM inference.
AR# 52264
Date Created 10/05/2012
Last Updated 10/05/2012
Status Active
Type Known Issues
Tools
  • Vivado
Feed Back