UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52264

Does Vivado Synthesis support Asymmetric read/write port width block RAM inference?

Description

Does Vivado Synthesis support Asymmetric read/write port width block RAM inference?

Solution

Starting with 2014.1, Asymmetric read/write port with block RAM inference feature is supported in Vivado Synthesis by default.

In 2013.3 and 2013.4 versions, this is also supported but you must use the following TCL parameter to enable this feature.

set_param synth.elaboration.rodinMoreOptions "rt::set_parameter supportAsymRam true"

Prior to 2013.3, Vivado Synthesis did not support Asymmetric read/write port width block RAM inference.


Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
57854 2014.1 Vivado Synthesis - Some patterns of asymmetric BRAM inference are not successful. N/A N/A
AR# 52264
Date Created 10/05/2012
Last Updated 04/16/2014
Status Active
Type Known Issues
Tools
  • Vivado Design Suite