We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52280

MIG 7 Series v1.7.a - Simulations do not work with designs created using the "Open IP Example Design" option in Vivado


Version Found:MIG 7 Series v1.7.a
Version Resolved:See(Xilinx Answer 45195)
Vivado Simulator and ModelSim do not work out of the box when simulating designs created using the "Open IP Example Design" option in the Vivado GUI. This is because the memory models required for simulation have required define statements which are not sourced in the "Open IP Example Design" flow.


To work around the issue you must run the xsim_run.bat/.sh, or sim.do located in the ./example_design/sim/ directory of the generated IP. The "+define ..." options located in the *.prj orsim.do can also be added into the Vivado Simulation dialog box alsoto work around the issue.

Revision History
10/16/2012 - Initial release
AR# 52280
Date Created 10/09/2012
Last Updated 10/11/2012
Status Active
Type Known Issues
  • Kintex-7
  • Virtex-7
  • MIG 7 Series