UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52419

MIG 7 Series - "Verify Pin Changes and Update Design" and "Fixed Pin Out" flows do not support uploading XDC files

Description

The MIG 7 Series tool includes the "Verify Pin Changes and Update Design" and "Fixed Pin Out" flows which allow users to upload UCF and mig.prj ("Verify UCF and Update Design" only) files to verify custom/modified pin-outs and generate corresponding MIG 7 Series designs. Currently, these flows only support uploading UCF files. What is the flow for XDC files?

Solution

Starting with the release of MIG 7 Series v1.8 (to be released with ISE 14.4 / Vivado 2012.4 design tools), uploading XDC files to "Verify Pin Changes and Update Design" and "Fixed Pin Outs" will be supported. Until then, users must upload theUCF files. Upon core generation, the output will contain the appropriate XDC file based on the UCF uploaded and core configuration.

AR# 52419
Date Created 10/16/2012
Last Updated 10/16/2012
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series