UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52531

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.5 - Vivado - 7 Series - Timing errors sometimes seen on path to and from Transceiver

Description

When using the Ten Gigabit Ethernet PCS/PMA v2.5, timing errors are sometimes seen seen in the example design on paths to and from the 7 Series GTX or GTH transceiver when using Vivado Design Suite 2012.3 .

Solution

These timing errors do not occur when the GTX or GTH transceiver is locked to a specific location. 

Example constraints are shown below:

set_property LOC GTXE2_CHANNEL_X0Y4 [get_cells ten_gig_eth_pcs_pma_block/gtwizard_10gbaser_i/gt0_gtwizard_10gbaser_i/gtxe2_i]
set_property LOC GTHE2_CHANNEL_X1Y4 [get_cells ten_gig_eth_pcs_pma_block/gtwizard_gth_10gbaser_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]

AR# 52531
Date Created 10/23/2012
Last Updated 09/08/2014
Status Active
Type General Article
IP
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA