^
Advanced Search

AR# 52540 Zynq-7000 AP SoC - Frequently Asked Questions

Description

Thisanswer recordhelps you findall Zynq-7000 AP SoCfrequentlyasked questions.

NOTE: This answer record is part of XilinxZynq-7000 APSoC Solution Center (Xilinx Answer 52512). XilinxZynq-7000 AP SoCSolution Center is available to address all questions related to Zynq-7000 AP SoC. Whether you are starting a new design withZynq-7000 AP SoCor troubleshooting a problem, use theZynq-7000 AP SoCSolution Center to guide you to the right information.

Solution

Top Frequently Asked Questions

(Xilinx Answer 46778) 14.1 EDK, Zynq-7000 - How do I Configure the PS DDRC?
(Xilinx Answer 46881) Zynq-7000 Debug - How do I set up a third-party debug environment on the ZC702 board?
(Xilinx Answer 46871)14.2 EDK, Zynq-7000 - Which IBIS models should be used for Zynq?
(Xilinx Answer 46988) Zynq-7000 Debug - How do you run ps7_init.tcl from Lauterbach?
(Xilinx Answer 50250) 14.2 Zynq-7000 AP SoC - Do the PS SPI and QSPI or SD controllers support MMC/eMMC devices?
(Xilinx Answer 47792)Zynq-7000 EPP, Gigabit Ethernet - What are the supported PHY modes?
(Xilinx Answer 51063) 14.1 Zynq-7000 - Why is QSPI programming not working when the feedback clock is used?
(Xilinx Answer 51248)Zynq-7000 - What QSPI Clock mode/speed is supported on the ZC702?
(Xilinx Answer 51778)Zynq-7000 - How should the PS DDR3 CKE signal be terminated?
(Xilinx Answer 46911) EDK 14.1 Zynq-7000 - How do I create a stub for the second CPU core?
(Xilinx Answer 47167) 14.1 EDK, Zynq - Why can only half of the PS DDR memory be used with MicroBlaze connected?
(Xilinx Answer 51790) Zynq-7000 - How is the DDRC address mapping used?
(Xilinx Answer 50935) Zynq-7000 EPP - Does VCCAUX power the Processor System (PS)?
(Xilinx Answer 50898)14.1 EDK/SDK - Are there any ECC limitations on the Zynq device DDRx controller?
(Xilinx Answer 51996)Zynq-7000, DDRC - What are the Zynq Processing System DDR data sheet parameters?
(Xilinx Answer 52491)14.3 EDK, Zynq-7000 - How do I run the Zynq PS-PL AXI interfaces at the highest frequency?
(Xilinx Answer 52252)Zynq-7000 AP SoC ZC702 Evaluation Kit TRD - Why is my 1080p60 input not being detected when using the Avnet IMAGEON FMC daughter card with the 14.1 or 14.2 TRD design?
(Xilinx Answer 51807) 14.2 XMD, Zynq-7000: Why the XMD flow to dow an application that uses the PL AXI ports hangs?
(Xilinx Answer 50499) 14.2 EDK - Toggling PS_SRST_B does not configure PL when booting from SD or QSPI using BOOT.bin
(Xilinx Answer 51782) EDK-14.3,Zynq-7000: What is the default QSPI interface clock frequency used in the FSBL and How to speed it up?

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
52512 Xilinx Zynq-7000 AP SoC Solution Center N/A N/A
52511 Zynq-7000 AP SoC Design Assistant N/A N/A

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
46778 14.4 EDK, Zynq-7000 - How do I configure the PS DDRC? N/A N/A
46881 Zynq-7000 Debug - How do I set up a third-party debug environment on the ZC702 board? N/A N/A
46871 14.2 EDK, Zynq-7000 - Which IBIS models should be used for Zynq devices? N/A N/A
46988 Zynq-7000 Debug - How do you run ps7_init.tcl from Lauterbach? N/A N/A
50250 14.2 Zynq-7000 AP SoC - Do the PS SPI and QSPI or SD controllers support MMC/eMMC devices? N/A N/A
47792 Zynq-7000 EPP, Gigabit Ethernet - What are the supported PHY modes? N/A N/A
51063 14.1 Zynq-7000 - Why is QSPI programming not working when the feedback clock is used? N/A N/A
51248 Zynq-7000 - What QSPI Clock mode/speed is supported on the ZC702? N/A N/A
51778 Zynq-7000 - How should the PS DDR3 CKE signal be terminated? N/A N/A
46911 EDK 14.1 Zynq-7000 - How do I create a stub for the second CPU core? N/A N/A
47167 14.1 EDK, Zynq - Why can only half of the PS DDR memory be used with MicroBlaze connected? N/A N/A
51790 Zynq-7000 - How is the DDRC address mapping used? N/A N/A
50935 Zynq-7000 EPP - Does VCCAUX power the Processor System (PS)? N/A N/A
50898 14.1 EDK/SDK - Are there any ECC limitations on the Zynq device DDRx controller? N/A N/A
51996 Zynq-7000, DDRC - What are the Zynq Processing System DDR data sheet parameters? N/A N/A
52491 14.3 EDK, Zynq-7000 - How do I run the Zynq PS-PL AXI interfaces at the highest frequency? N/A N/A
52252 Zynq-7000 AP SoC ZC702 Evaluation Kit TRD - Why is my 1080p60 input not being detected when using the Avnet IMAGEON FMC daughter card with the 14.1 or 14.2 TRD design? N/A N/A
50499 14.2 EDK - Toggling PS_SRST_B does not configure PL when booting from SD or QSPI using BOOT.bin N/A N/A
51782 EDK-14.3,Zynq-7000 - What is the default QSPI interface clock frequency used in the FSBL and how do I speed it up? N/A N/A
51807 14.2 XMD, Zynq-7000: Why the XMD flow to run an application that uses the PL AXI ports hangs? N/A N/A

Actions

AR# 52540
Date Created 11/26/2012
Last Updated 01/23/2013
Status Active
Type Solution Center
Devices
  • Zynq-7000
Feed Back