We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52562

Vivado Constraints - LOC constraint does not support ranges in Vivado


Use of a range value is supported for LOC constraints in UCF. 

INST "<instance_name>" LOC = SLICE_X18Y65:SLICE_X18Y70;

But the equivalent XDC constraint produces an error in Vivado:
set_property LOC SLICE_X18Y65:SLICE_X18Y70 [get_cells {<instance_name>}]

ERROR: [Common 17-69] Command failed: 'SLICE_X18Y65:SLICE_X18Y70' is not a valid site name.



Use of a Range value is not supported for LOC constraints in Vivado. 

To constrain objects' locations in ranges, use Pblocks instead.



AR# 52562
Date Created 10/24/2012
Last Updated 10/15/2014
Status Active
Type General Article
  • Vivado Design Suite