UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52570

14.2/2012.2 Data2mem - After running Data2mem on a Bitstream for a 2000T, configuration will fail with an IDCODE error on SLR0

Description


Configuration fails on a 2000T device after Data2mem has been run on the Bistream. Reading back the Device Status Register with iMPACT will show the following -

'1': Reading SLR0 bootsts register contents...
[0] VALID_0 - ERROR OR END OF STARTUP (EOS) DETECTED : 1
[1] FALLBACK_0 - FALLBACK TRIGGERED RECONFIGURATION : 0
[2] IPROG_0 - INTERNAL WARMBOOT (IPROG) TRIGGERED RECONFIGURATION : 0
[3] WTO_ERROR_0 - WATCHDOG TIME OUT ERROR : 0
[4] ID_ERROR_0 - FPGA DEVICE IDCODE ERROR : 1
[5] CRC_ERROR_0 - CYCLIC REDUNDANCY CHECK (CRC) ERROR : 0
[6] WRAP_ERROR_0 - BPI FLASH ADDRESS COUNTER WRAP AROUND ERROR : 0
[7] HMAC_ERROR_0 - HMAC ERROR : 0
[8] VALID_1 - ERROR OR END OF STARTUP (EOS) DETECTED : 0
[9] FALLBACK_1 - FALLBACK TRIGGERED RECONFIGURATION : 0
[10] IPROG_1 - INTERNAL WARMBOOT (IPROG) TRIGGERED RECONFIGURATION : 0
[11] WTO_ERROR_1 - WATCHDOG TIME OUT ERROR : 0
[12] ID_ERROR_1 - FPGA DEVICE IDCODE ERROR : 0
[13] CRC_ERROR_1 - CYCLIC REDUNDANCY CHECK (CRC) ERROR : 0
[14] WRAP_ERROR_1 - BPI FLASH ADDRESS COUNTER WRAP AROUND ERROR : 0
[15] HMAC_ERROR_1 - HMAC ERROR : 0

...

..

.'1': Reading SLR0 status register contents...
[0] CRC ERROR : 0
[1] DECRYPTOR ENABLE : 0
[2] PLL LOCK STATUS : 1
[3] DCI MATCH STATUS : 1
[4] END OF STARTUP (EOS) STATUS : 0
[5] GTS_CFG_B STATUS : 0
[6] GWE STATUS : 0
[7] GHIGH STATUS : 0
[8] MODE PIN M[0] : 0
[9] MODE PIN M[1] : 1
[10] MODE PIN M[2] : 1
[11] INIT_B INTERNAL SIGNAL STATUS : 1
[12] INIT_B PIN : 0
[13] DONE INTERNAL SIGNAL STATUS : 0
[14] DONE PIN : 0
[15] IDCODE ERROR : 1
[16] SECURITY ERROR : 0
[17] SYSTEM MONITOR OVER-TEMP ALARM STATUS : 0
[18] CFG STARTUP STATE MACHINE PHASE : 0
[19] CFG STARTUP STATE MACHINE PHASE : 0
[20] CFG STARTUP STATE MACHINE PHASE : 0
[21] RESERVED : 0
[22] RESERVED : 0
[23] RESERVED : 0
[24] RESERVED : 0
[25] CFG BUS WIDTH DETECTION : 1
[26] CFG BUS WIDTH DETECTION : 0
[27] HMAC ERROR : 0
[28] PUDC_B PIN : 1
[29] BAD PACKET ERROR : 0
[30] CFGBVS PIN : 0
[31] RESERVED : 0

How do I work around this issue?

Solution

This issue is released in ISE Design Suite 14.2/Vivado 2012.3

AR# 52570
Date Created 10/24/2012
Last Updated 11/02/2012
Status Active
Type General Article
Devices
  • Virtex-7
  • ??????
Tools
  • Vivado - 2012.2
  • ??????