We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52580

Zynq-7000, EDK 14.2 - Sleep Functions Can Lead to Incorrect Timing


In 14.2, sleep functionsin the standalone BSP call functions based on the CP15 counter.

The CP15 counter is a 32-bit counter and prone to overflow which can potentially lead to incorrect timing information.


In 14.3, the Global Timer is used instead of the CP15 counter and provides accurate timing information.

Timing constants established in 14.2 should be re-evaluated when using 14.3 sleep functions.

AR# 52580
Date Created 10/25/2012
Last Updated 10/25/2012
Status Active
Type Known Issues
  • Zynq-7000