UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52611

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.5 - GTH Transceivers - Updated RXCDR attribute for targeting GES silicon

Description

The Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.5 targets General ES silicon for the GTH Transceivers. There is an update needed to the RXCDR_CFG attribute for targeting GES silicon.

If using Initial ES silicon, the v2.5 core should be used without changing the RXCDR_CFG value.

Solution

If using Verilog, in the core_name/example_design/gth/core_name_gtwizard_gth_10gbaser_gt.v file change:

.RXCDR_CFG (83'h0001107FE406001041010),

to:

.RXCDR_CFG (83'h0002007FE2000C208001A),

If using VHDL, in the core_name/example_design/gth/core_name_gtwizard_gth_10gbaser_gt.vhd file change:

RXCDR_CFG => (x"0001107FE406001041010"),

to:

RXCDR_CFG => (x"0002007FE2000C208001A"),

AR# 52611
Date Created 10/26/2012
Last Updated 11/08/2012
Status Active
Type General Article
IP
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA