UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52687

AXI Bridge for PCI Express v1.04.a - Default value of C_PCIEBAR2AXIBAR_*_SEC

Description

Version Found: v1.04.a
Version Resolved and other Known Issues: See (Xilinx Answer 44969)

The AXI Bridge for PCI Express v1.04.a core has C_PCIEBAR2AXIBAR_*_SEC set to '0' by default. C_PCIEBAR2AXIBAR_*_SEC defines the AXI BAR memory space (PCIe BAR_0) (accessible from PCIe) to be either secure or non-secure memory mapped. The recommendation is to set the value of this parameter to '1'.

Solution

This is a known issue to be fixed in the next release of the core.

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 52687
Date Created 10/31/2012
Last Updated 10/31/2012
Status Active
Type Known Issues
IP
  • AXI PCI Express (PCIe)