We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52817

2012.3 Vivado Report_Timing_Summary - Why does my "set_max_delay -datapath_only" appear in the Unconstrained Path section?


Why does "set_max_delay -datapath_only" appear in the Unconstrained Path section of the "report_timing_summary" report?

I used a "set_max_delay" constraint in my design, but now I see the TS_WR_CLK to TS_RD_CLK analysis under the "Unconstrained Paths" section of the "report_timing_summary" report with infinite slack.

When I select one of them and right-click on "report_timing", I can see the MaxDelay between the source and destination.


This issue is scheduled to be fixed in the next major release of Vivado Design Suite

AR# 52817
Date Created 11/07/2012
Last Updated 08/26/2014
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2012.3