We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52915

Spartan-6 - Readback CRC (POST_CRC) will still work even if Security level = 1 as long as the ICAP primitive is instantiated in the design


When Security = Level 1 (SBITS = "01") is set, Readback is disabled. This should disable the Readback CRC. How can I work around this?


If the ICAP primitive is instantiated in the design, even if Security = Level 1(SBIT = "01") the Readback CRCwill still work.
AR# 52915
Date Created 01/23/2013
Last Updated 01/23/2013
Status Active
Type General Article
  • Spartan-6