We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52984

14.2 PlanAhead - The Device View for Hi-rel parts is shown with overlapping I/O


It is difficult to tell the boundaries of the I/O when I open the Device View for my design; the I/O seem to be on top of each other, or overlapping and jumbled together. This is true even if I zoom in close to only a few I/O.


This issue with overlapping I/O shown in the device layout has been seen in the 14.2 PlanAhead tool when the project target device was one of those listed below:

  • xq5vfx70tef665-1
  • xq5vlx30tff323-1
  • xqr4vfx60cf1144-10

The issue has been fixed in the 14.3 PlanAhead tool.

AR# 52984
Date Created 11/16/2012
Last Updated 11/08/2013
Status Active
Type Known Issues
  • PlanAhead - 13.3
  • ISE Design Suite - 14