UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53030

2012.x Vivado - "ERROR: [Common 17-69] Command failed: Failed to compile the design!"

Description

I have a design in the Vivado tool which I want to run a behavioral simulation with different parameters. For this task, I have created a simulation run with the name "sim3(model_GTX)."

When I attempt to run the simulation, the following error appears:

"ERROR: [Common 17-69] Command failed: Failed to compile the design!"

Why does this error occur?

Solution

This error occurs in the Vivado 2012.x tool when a simulation run is executed that contains parenthesis or spaces.

In this case, for the run "sim3(model_GTX)".

To avoid this problem, change the parenthesis to another character; for example, "sim3_model_GTX".

This issue is fixed in the Vivado 2013.1 tool.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
53028 2012.x Vivado - "ERROR: [Common 17-39] 'launch_xsim' failed due to earlier errors" N/A N/A
AR# 53030
Date Created 11/20/2012
Last Updated 04/05/2013
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
Tools
  • Vivado Design Suite