We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53149

2015.2 Vivado Implementation - Applying IOB TRUE property on a port results in input register failing to place


In my design, the single-ended input port "AA" only drives one register "AA_reg" and an IOB TRUE property is added on the port.

set_property IOB true [get_ports AA]

During place_design, the following error occurs and the register cannot be placed properly:

Phase 1.1.2 IO and Clk Clean Up


ERROR: [Place 30-68] Instance AA_reg (FDPE) is not placed

How can I resolve this issue?


This issue is fixed in Vivado 2015.3.

To work around the issue, you can apply the IOB=TRUE property to the register instead of the port.

set_property IOB true [get_cells AA_reg]
AR# 53149
Date Created 11/28/2012
Last Updated 10/28/2015
Status Active
Type General Article
  • Virtex-7
  • Vivado Design Suite - 2015.2