We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53188

2012.x Vivado - SystemVerilog sources are not written to Modelsim .do file for RTL simulation


My Vivado Project contains SystemVerilog sources and I am using Modelsim for simulation.

In the Vivado 2012.x tool I attempted RTL simulation and received errors because the SystemVerilog files are not passed through to the simulators ".do" file.


The Vivado tool is not correctly handling SystemVerilog files when integrating with Modelsim.

To work around this problem with Vivado 2012.x, the ".do" file can be manually edited and run in Modelsim standalone. 

The SystemVerilog files should be passed with the -sv option, for example:

vlog -sv -work work "C:/project/lower.sv"
vlog -sv -work work "C:/project/middle.sv"
vlog -sv -work work "C:/project/top.sv"

This issue is fixed in the 2013.1 release of Vivado.

AR# 53188
Date Created 12/07/2012
Last Updated 06/11/2014
Status Active
Type Known Issues
  • Vivado Design Suite - 2012.3
  • Vivado Design Suite - 2012.2
  • Vivado Design Suite - 2012.1