^
Advanced Search

AR# 53249 MIG 7 Series - Clock input must be connected manually with NO BUFFER option when multiple cores are generated

Description

Version Found: v1.7
Version Resolved: See (Xilinx Answer 45195)

In MIG 7 Series 1.7 and later versions of MIG, when the "NO BUFFER" selection is applied to sys_clk and ref_clk, clocking modifications must be done by the user to connect all clocks properly.

Solution

When multiple DDR2/DDR3 are generated within the MIG 7 Series GUI with "NO BUFFER" selected for sys_clk or ref_clk, c0_mmcm_clk will be connected to all clock inputs of the PLL in the user design top module. Users should modify the code manually to set up the expected clocking architecture. When NO BUFFER is selected, no IBUFG or IBUFGDS will be generated. The user should modify the clocking according to (Xilinx Answer 40603).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
40603 MIG 7 Series FPGAs DDR3/DDR2 - Clocking Guidelines N/A N/A
45195 MIG 7 Series - Release Notes and Known Issues for All Versions N/A N/A

Actions

AR# 53249
Date Created 02/12/2013
Last Updated 02/28/2013
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
Tools
  • ISE
  • Vivado
IP
  • MIG 7 Series
Feed Back