We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53260

Serial RapidIO v5.5 - The core sends only one LREQ when 'Additional Link Requests Before Fatal' parameter is set to '1' instead of 2


Version Found: v5.5

When the core is generated by selecting 'Additional Link Requests Before Fatal' parameter as '1', the core goes into the fatal error state immediately, asserting lnk_porterr_n after the LRESP timeout counter expires while waiting for an LRESP for the first LREQ. The core should have sent two LREQs before going into the fatal error state for not receiving an LRESP from the link partner.


The wording in the core configuration GUI is misleading. When the 'Additional Link Requests Before Fatal' parameter is set to '1', the core will send exactly one LREQ and times out if it does not receive the corresponding LRESP. If it is set to '2', it will send exactly two LREQs.

NOTE: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
12/03/2012 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
35157 Serial RapidIO v5.5 - Release Notes and Known Issues for ISE 12.1 Design Tools N/A N/A
AR# 53260
Date Created 12/03/2012
Last Updated 12/03/2012
Status Active
Type Known Issues
  • Serial RapidIO