We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 53314: LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.6, 7 Series, Vivado - Slack Violations sometimes occur on short paths
LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.6, 7 Series, Vivado - Slack Violations sometimes occur on short paths
Timing errors sometimes occur on short paths between GT and the core in the Vivado 2012.4 tools with the 10GBASE-R/KR core.
When slack violations are reported during implementation on paths which should normally meet timing (i.e., comprising only a few levels of logic), enter the command below in the Tcl console and re-run implementation.
set_param place.enableLutPinSwapping true
Was this Answer Record helpful?
10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)