We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53430

2012.4 Timing - Artix-7 Base Targeted Reference Design has setup violations


I run the Artix-7 FPGA Base Targeted Reference design in Vivado Design Suite and I get 10 paths with setup violations, with TSN of -0.478 ns and a pulsewidth violation of WPWS of -0.034 ns. When I investigated further, I noticed that the total delay for the worst path, it was 95% routing. How can I fix this issue?


You can try setting the router effort level to high.

This issue is scheduled to be fixed in the next major release of the software.

AR# 53430
Date Created 12/12/2012
Last Updated 12/12/2012
Status Active
Type Known Issues
  • Vivado - 2012.4