UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
In the Ten Gigabit Ethernet PCS/PMA core example design, there are some unnecessary connection to the SFP TX_FAULT and Signal_Detect inputs.
The equation in core_name_example_design.v:
core_reset_tx_tmp <= (not(tx_resetdone_int) or reset or
tx_fault or not(signal_detect));
Can be rewritten to the following:
core_reset_tx_tmp <= (not(tx_resetdone_int) or reset);
The equation in core_name_example_design.v:
core_reset_rx_tmp <= (not(rx_resetdone_int) or reset or
tx_fault or not(signal_detect));
can be rewritten to the following:
core_reset_rx_tmp <= (not(rx_resetdone_int) or reset or
or not(signal_detect));
The same is true for the core_name_example_design.vhd file.
These changes are included in the core in the 2013.1 release.
AR# 53443 | |
---|---|
Date | 11/17/2014 |
Status | Active |
Type | General Article |
IP |
|