UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53544

Vivado Power Analysis - How do I simulate for accurate Power Analysis (SAIF)?

Description

How do I simulate for accurate Power Analysis results?

Solution

To Generate SAIF for Power Analysis from ModelSim, in the generated .do file ensure the following:

  • Ensure that the transport option is specified see (Xilinx Answer 9872)
     
    vsim -voptargs="+acc" -t 1ps +transport_int_delays +pulse_r/10 +pulse_int_r/10 +maxdelays -L simprims_ver -L secureip -lib work testbench glbl
     
  • ModelSim trims some signals out of the design. To avoid this, add -voptargs="+acc":
     
    vsim -voptargs="+acc" -t 1ps +transport_int_delays +pulse_r/10 +pulse_int_r/10 +maxdelays -L simprims_ver -L secureip -lib work testbench glbl

For RTL simulation, ensure that the right options are provided to capture all of the input and output signals:

  • power add -in -inout -out /testbench/UUT/*

For timing simulation, ensure that the right options are provided to capture all the signal information including the inputs, outputs, and internal signals:

  • power add -in -inout -internal -out /testbench/UUT/*

After the run command, ensure that the SAIF information is captured to a file:

  • power report -all -bsaif test.saif
AR# 53544
Date Created 01/08/2013
Last Updated 12/04/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2013.1
  • More
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2014.2
  • Less