UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53583

14.x PlanAhead - "[Designutils 20-31] Unrecognized symbol PPS..."

Description

After upgrading a PlanAhead 13.4 project to PlanAhead 14.x, I get an implementation critical message for an input pin.
The pin PPS is then placed on an other location (AA34) instead of the constrained one (B20)

Following is from the error message:

[Designutils 20-31] Unrecognized symbol PPS ["D:/project_Test/project_Test.srcs/constrs_1/top.ucf":18]

Below are the constraints from the UCF:

NET "PPS" LOC = B20;
NET "PPS" IOSTANDARD = LVCMOS25;

What is the reason for this and how do I overcome this warning?

Solution

PPS is a keyword which is used to group the partitioning pins of the design, so, this should not be used as the identifier in the design, Therefore, the tool gives this warning message and ignores it.

The 'PPS' keyword was added in the supported list of groups in the UCF parser for PlanAhead 14.1. This is the reason why the tool does not give any warnings in PlanAhead 13.4 (as it does not recognize this as keyword).

To avoid this issue, the name of the identifier should be changed.

AR# 53583
Date Created 12/19/2012
Last Updated 11/11/2013
Status Active
Type General Article
Devices
  • Virtex-6 LXT
Tools
  • PlanAhead - 14