We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53710

MIG 7 Series DDR2 - Why is there a limitation for only 3 ODT ports?


The 7 Series FPGAs Memory Interface User Guide (UG586) has the following DDR2 guideline:

For single rank components and DIMMs, the ODT port is repeated based on the number of components. 

The maximum number of allowed ports is 3.

Why is the number of ODT ports limited to 3?


This requirement was due to an earlier design usage of CKE and ODT which enforced a limit of a maximum of 4 pins of CKE and ODT per bank.

For dual rank devices, this allowed 2 CKE and 2 ODT ports.

Whereas for single rank devices, this allowed a maximum of 3 ODT ports with 1 CKE port.
After changing the implementation of CKE and ODT (see Xilinx Answer 45633), the limitation on ODT was not relaxed. 

However, there is no fundamental reason now that 4 ODT ports be used.

Manual changes to support 4 ODT ports can be made.

Please refer to the byte map parameters in table 1-94 of (UG586)

Modify the map parameters to add a 4th ODT. 

If you still have problem generating a 4th ODT, please contact Xilinx Technical Support.

Revision History:
11/19/2014 - Initial Release
AR# 53710
Date Created 01/08/2013
Last Updated 11/20/2014
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-7
  • ISE Design Suite
  • Vivado Design Suite
  • MIG 7 Series