We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53925

v14.4 - How can designers set default PLB IP parameters in the MHS file for BSB generated projects?


The BSB (Base System Builder) tool in the EDK uses XBD (Xilinx Board Definition) files for PLB based designs.

Each development board has its own XBD file. The XBD (see chapter 10 of UG642)file will pull in all the available IP and set the default parameters for each IP for the particular FPGA. This XBD file is used for BSB to create a base project for the designer to evaluate a FPGA. This XBD file can be modified to pass design specific parameters to the BSB generated MHS file.

This can be achieved by using the IO_IS subproperty that is described on Page 123 of UG642, Platform Specification Format Reference Manual (EDK). This IO_IS subproperty needs to be added to the XBD file and the MPD file of the interface.

The following example is done by changing the UART MPD file and the ML507 XBD file.


For this example, the Baudrate of the UART is being set in the XBD file.

1) Add the PARAMETER C_BAUDRATE to the XBD file with IO_IS subproperty as below.

# 1st RS232
PARAMETER C_BAUDRATE = 115200, IO_IS = c_baudrate
PORT RX = uart1_sin, IO_IS = serial_in
PORT TX = uart1_sout, IO_IS = serial_out

2) Then, in the UART Lite MPD, add the IO_IS subproperty as below:

PARAMETER C_BAUDRATE = 9600, DT = INTEGER, DESC = Baudrate, PERMIT = BASE_USER, VALUES = (110= 110 , 300= 300 , 1200= 1200 , 2400= 2400 , 4800= 4800 , 9600= 9600 , 19200= 19200 , 38400= 38400 , 57600= 57600 , 115200= 115200 , 128000= 128000 , 230400= 230400 , 460800= 460800 , 921600= 921600 ), IO_IS = c_baudrate

3) When creating a project targeting this board, the baudrate will now not be an option in the BSB. The MHS file will automatically have it set to 115200, as it is set in XBD file.
AR# 53925
Date Created 01/23/2013
Last Updated 01/23/2013
Status Active
Type General Article
  • Spartan-3A
  • Spartan-3A DSP
  • Spartan-3AN
  • More
  • Spartan-3E
  • Virtex-4
  • Virtex-5
  • Less
  • EDK