We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53961

Vivado SysGen - Several synthesis errors occur when using the IP Packager flow in Vivado if the path length exceeds 256 characters


When using Vivado Sysgen and targeting IP Packager flow, I noticed after generating the core and opening it in Vivado and tried to synthesize the core, errors occurred.

However, when I used the HDL Netlist flow and synthesized this in Vivado, there was no issue.

What is going wrong in the IP Packager flow?


This is a known issue. The path length of the generated files is greater that 256 characters which causes a problem on Windows platforms.

To work around the issue:

  1. Use Linux OS.
  2. Be sure to run your project from a very short directory location (e.g., C:/temp).

Development are investigating a possible fix for this in the future but this is a windows limitation at present.

AR# 53961
Date Created 01/24/2013
Last Updated 06/24/2013
Status Active
Type General Article
  • Vivado Design Suite
  • System Generator for DSP