^
Advanced Search

AR# 53962 Design Advisory Master Answer Record for Virtex-7 FPGA VC707 Evaluation Kit

Description

Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System:http://www.xilinx.com/support/myalerts.

This Design Advisory covers theVirtex-7 FPGA VC707 Evaluation Kit, including critical issues with the reference design delivered with the kit.

Solution

(Xilinx Answer 42944) - Design Advisory Master Answer Record for Virtex-7 FPGA
(Xilinx Answer 50906) - Design Advisory for Production Kintex-7 325T, 410T, 420T and Virtex-7 485XT - Bitstream compatibility requirements between GES and Production devices
(Xilinx Answer 53420)-Design Advisory for MIG 7 Series DDR3/DDR2 - Required calibration patch for v1.7 and v1.8

Revision History
1/25/2013 - Updated with 42944
1/24/2013 - Initial Release with Answer Record 50906, 53420

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
43987 Xilinx Boards and Kits Solution Center - Design Advisories N/A N/A

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
42944 Design Advisory Master Answer Record for Virtex-7 FPGA N/A N/A
50906 Design Advisory for Production Kintex-7 325T, 410T, 420T and Virtex-7 485XT, 690XT - Bitstream compatibility requirements between GES and Production devices N/A N/A
53420 Design Advisory for MIG 7 Series DDR3 - Required calibration patch for v1.7 and v1.8 N/A N/A

Actions

AR# 53962
Date Created 01/24/2013
Last Updated 01/25/2013
Status Active
Type Design Advisory
Boards & Kits
  • Virtex-7 FPGA VC707 Evaluation Kit
Feed Back