UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53980

Design Advisory Master Answer Record for Artix-7 FPGA AC701 Evaluation Kit

Description

Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System: http://www.xilinx.com/support/myalerts

This Design Advisory covers the Artix-7 FPGA AC701 Evaluation Kit, included critical issues with the reference design delivered with the kit.

Solution

(Xilinx Answer 51456) - Design Advisory Master Answer Record for Artix-7 FPGA
(Xilinx Answer 53740) - Design Advisory for 7 Series Xilinx PCI Express Cores - No Clock Output on TXOUTCLK at Cold Temperature
(Xilinx Answer 59167) - Design Advisory for MIG 7 Series DDR3 - Data rate specification changes for DIMM interfaces and data rate advisory for component interfaces
(Xilinx Answer 60702) - Design Advisory for TI LMZ Power Modules Issue


Revision History
6/3/2014 - Added AR 59167
5/16/2014 - Added AR 60702
1/25/2013 - Initial Release with 51456 and 53740

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
43987 Xilinx Boards and Kits Solution Center - Design Advisories N/A N/A

Child Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
51900 Artix-7 FPGA AC701 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 53980
Date Created 01/25/2013
Last Updated 06/05/2014
Status Active
Type Design Advisory
Boards & Kits
  • Artix-7 FPGA AC701 Evaluation Kit