UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53998

Vivado HLS 2012.3/2012.4: connecting the sobel filter design from XAPP890 issues

Description

I am attempting to rebuild XAPP890 (which was originally used in Vivado 2012.2) in Vivado 2012.4.
 
I'm having trouble with the path from HLS into XPS.
 
It was working in Vivado 2012.2, but HLS has changed the clocking architecture.
 
(UG631), page 34 states that IP exported from HLS now has a single clock and reset.
 

Is there a way of specifying a separate clock (and reset) for each interface?

Solution

in Vivado 2012.3/2012.4 the MPD file generation has changed.

By examining how it was done in ISE Design Suite 14.2 you should be able to work out how to change it.

The latest version ties the clocks and reset together then connects this common signal to all IPs.
 
In earlier versions of VHLS the clock/reset were left separated and you had to connect them individually.

The changes are probably a simple matter of splitting the clock/reset signals again.

AR# 53998
Date Created 01/28/2013
Last Updated 03/11/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2012.3
  • EDK - 14.4