UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54069

LogiCORE IP Color Filter Array Interpolation (CFA) v3.0 and v4.0 - Why does the CFA fail to generate if the maximum number of columns or rows is set to larger than 1024 when using the EDK pcore in XPS?

Description

Why does the CFA fail to generate if the maximum number of columns or rows is set to larger than 1024 when using the EDK pcore in XPS?

The below is an example error message:


ERROR:HDLCompiler:410 - "axi_cfa_v4_00_a/hdl/vhdl/user_logic.vhd" Line 219: Expression has 10 elements ; expected 11

Solution

This is a known problem in the Color Filter Array Interpolation (CFA) v3.0, which has been addressed in the CFA v4.0. 

The issue is that some of the necessary parameters are not being passed properly at core generation time.

Users will need to keep the MAX Columns to less than 1024 if they are using the CFA v3.0.

To work around this limitation we recommend updating to the CFA v4.0 or later.

In the CFA v4.0, a number of new parameters were added that need to be adjusted based on the Maximum fame size.


C_COLS_WIDTH - change to log2_base(C_MAX_COLS)
C_ROWS_WIDTH - change to log2_base(C_MAX_ROWS)

Please see (Xilinx Answer 32133) for a detailed list of LogiCORE Color Filter Array Interpolation Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
32133 LogiCORE IP Color Filter Array Interpolation (CFA) - Release Notes and Known Issues N/A N/A
AR# 54069
Date Created 01/31/2013
Last Updated 08/26/2014
Status Active
Type General Article
IP
  • Color Filter Array Interpolation