UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54168

2.02a IBERT - IBERT core generation fails on V7 2000T FHG1761 GTX with certain settings

Description

If settings in the IBERT Wizard version 2.02a are all selected together, the core will not generate properly.

1) The target device is a Virtex-7 2000T in the FHG1761 package.

2) External clock is unselected on the first page of the Wizard.

3) On the second page of the Wizard, the reference clock is chosen to be 100MHz .

4) The reference clock is sourced from Quad 119, refclk1.

5) IBERT is set to use Quad 119 (X0Y35) for TX and RX.

Solution

This is a known issue with IBERT 2.02a which will be addressed in future versions of the tools.

AR# 54168
Date Created 02/06/2013
Last Updated 09/26/2013
Status Active
Type Known Issues
Devices
  • Virtex-7
IP
  • ChipScope Pro IBERT for 7 Series GTX