UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54209

Virtex-7 FPGA VC707 Evaluation Kit - UG885 (v1.2) - EMCCLK settings for Linear BPI Flash Memory configuration incorrect

Description

The VC707 Evaluation Board User Guide v1.2 (UG885), page 15 and 16 discusses the Linear BPI Flash Memory on the Virtex-7 FPGA VC707 Evaluation Kit.

This section describes the data rate as up to 40 MHz, and outlines that the fastest configuration method uses the external 80 MHz oscillator connected to the FPGA's EMCCLK pin with a bitstream that has been built to divide the configuration clock by two.

Page 72 also describes the fastest configuration speed as 40 MHz, with the bitgen option to divide the EMCCLK by two.

Is this information accurate?

Solution

The VC707 Evaluation Board User Guide v1.2 (UG885) lists the data rate for the Linear BPI Flash Memory as 40 MHz; this should read 80 MHz.

As the 80 MHz data rate is supported, the fastest configuration method then uses the external 80 MHz oscillator connected to the FPGA's EMCCLK pin with a bitstream that has been built to divide the configuration clock by one.

The VC707 Evaluation Board User Guide (UG885) v1.3 has been updated to reflect this information.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45382 Virtex-7 FPGA VC707 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 54209
Date Created 02/11/2013
Last Updated 01/10/2014
Status Active
Type General Article
Boards & Kits
  • Virtex-7 FPGA VC707 Evaluation Kit