UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5441

LogiCORE PCI - What addressing mode is supported during memory burst transactions?

Description

General Description:

Which addressing mode does Xilinx support for memory burst transactions, cacheline wrap or linear incrementing? What happens when an invalid mode is encountered?

Solution

Xilinx only supports the linear incrementing addressing mode (i.e., the two LSBs on the AD bus, AD[1:0] must be 00 during memory commands). In linear incrementing mode, the address is assumed to increment by one DWORD (4 bytes) for 32-bit transfers and by two DWORDS (8 bytes) for 64-bit transfers.

The PCI interface will issue a disconnect with data after the first data phase if anything other than the linear incrementing mode is encountered.

AR# 5441
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article